cache Definition and 1 Threads

Hi! Something that I can't seem to find a good explanation of online is how the "byte offset" field in the cache address is used practically. For example, take this example from the course I am currently taking: Assume that we have a 32-bit RISCV processor with a direct mapped instruction...