multiple-issue Definition and 1 Threads

Hello! (this problem considers a multiple-issue RISCV-processor) My attempt at a solution is identical to the solution key (screenshoted below), but I scheduled the sw instruction in slot 1 and the bne instruction in slot 2: Since it is not given in the question that slot 1 and slot 2 are...