- #1
ollie456
- 9
- 0
I have a linear model of a phase detector (phase lock loop) represented by the block diagram below. It is designed to maintain zero difference in phase between the input carrier signal and a local voltage controlled oscillator.
Phase demand→Ka→F(s)→K/s→Phase output
F(s) = 10(s+10)/(s+1)(s+100)
We want to minimise the steady state error for a ramp change in the phase information signal.
Can anyone help determine the limiting value of the gain KaK = Kv in order to maintain a stable system.
Phase demand→Ka→F(s)→K/s→Phase output
F(s) = 10(s+10)/(s+1)(s+100)
We want to minimise the steady state error for a ramp change in the phase information signal.
Can anyone help determine the limiting value of the gain KaK = Kv in order to maintain a stable system.