ISC Bit Setting for Interrupt Service Routine

  • Thread starter angelspikes
  • Start date
  • Tags
    Bit
In summary, the conversation discusses the different ISC bit settings and how they affect interrupt requests. The individual is unsure which setting to use for their interrupt service routine and asks for clarification. They also mention wanting the interrupt to occur when a pin signal goes high and question if the provided ISC bit setting is correct. They suggest identifying the processor being used for further assistance.
  • #1
angelspikes
10
0
I'm setting up an interrupt service routine, but I'm unsure which ISC bit setting I should use.

ISC bit settings:

ISCx1 ISCx Description
0 0 Low level of INTx generates an interrupt request
0 1 Any logic change on INTx generates an interrupt request
1 0 The falling edge of INTx generates an interrupt request
1 1 The rising edge of INTx generates an interrupt request

I want the interrupt to take place, when an input signal on a pin in the external interrupt control register goes high.

Would the following ISC bit setting be correct:

EICRA = (1<<ISC11)
 
Engineering news on Phys.org
  • #2
It might help if you identified the processor you are using.
 

FAQ: ISC Bit Setting for Interrupt Service Routine

What is ISC bit setting for Interrupt Service Routine?

ISC bit setting for Interrupt Service Routine is a technique used in computer operating systems to prioritize and manage interrupts from hardware devices. It involves setting a specific bit in a register to specify the level of priority for each interrupt.

Why is ISC bit setting important for Interrupt Service Routine?

ISC bit setting is important because it allows the operating system to manage and prioritize interrupts from different hardware devices. This ensures that critical interrupts are handled first, improving overall system performance and stability.

How does ISC bit setting work in Interrupt Service Routine?

ISC bit setting works by assigning a unique bit value to each interrupt request (IRQ) line. The bits are then stored in a register and the operating system can use this information to determine the priority of each interrupt. This allows the system to efficiently handle multiple interrupts from various devices.

What are the different levels of priority in ISC bit setting for Interrupt Service Routine?

There are generally two levels of priority in ISC bit setting - high and low. High priority interrupts are typically reserved for critical tasks, such as system errors or time-sensitive operations. Low priority interrupts are used for less critical tasks, such as user input or background processes.

Are there any drawbacks to using ISC bit setting for Interrupt Service Routine?

One potential drawback of ISC bit setting is that it may cause some interrupts to be delayed if there are too many high priority interrupts. This can result in slower performance for certain devices or processes. Additionally, improper configuration of ISC bit setting can cause system instability or crashes.

Similar threads

Where is an ISR stored? Estimated time taken to address an interrupt
Replies
6
Views
3K
Interrupts in Arduino not working (for detecting zero crossing)
Replies
7
Views
2K
Generating a square wave with a PIC12F
Replies
2
Views
2K
PIC18F4550, A/D Interrupts, Assembly Language
Replies
2
Views
6K
How to Handle Data from a Motor Encoder with C in Arduino?
Replies
2
Views
2K
Problem with oscilloscope hindering interrupt input on CPU
Replies
3
Views
3K
Engineering Issue with shift registers — PIPO, PISO, SIPO and SISO
Replies
10
Views
2K
Creating a TMR0 delay using PIC16F84?
Replies
3
Views
2K
Need help with a mod-6 counter using JK flip flops w/ control bit
Replies
1
Views
3K
Types of signals in process control
Replies
2
Views
5K

Hot Threads

Recent Insights

Back
Top