- #1
MissP.25_5
- 331
- 0
jedishrfu said:looks like A starts out as 1 pulse
B goes from 1 to o at t0
B' goes thru the inverter and becomes a 1 at t1 (it takes time for the NOT gate to output the new state)
consequently AB' becomes a 1 at t2 (it takes time for the AND gate to output the new state)
Does that make sense?
berkeman said:He/she is just tracing the propagation delays through the logic to figure out how long it takes for changes at the inputs to propagate to the output Y.
What is the actual problem statement? The circuit looks related to your other thread, BTW?
MissP.25_5 said:My problem is how to know how long it takes.
A time delay chart is a graphical representation of the time delay between inputs and outputs in a circuit. It is used to understand the timing behavior of a circuit and to identify potential hazards, such as output glitches or race conditions.
To create a time delay chart, the propagation delays of each component in the circuit must be determined. These delays are then plotted on a graph, with the input signals on the horizontal axis and the output signals on the vertical axis. This allows for a visual representation of the timing behavior of the circuit.
Output hazards are unwanted transitions or glitches in the output of a circuit. They can be caused by race conditions, where the output of a circuit changes unpredictably due to varying input delays. On a time delay chart, output hazards can be identified as non-monotonic slopes or overlapping input and output signals.
By analyzing a time delay chart, potential hazards can be identified and addressed in the circuit design phase. This can include adjusting component placement or adding delay elements to ensure that the circuit functions as intended and avoids output hazards.
Time delay charts are a useful tool in understanding circuit timing behavior, but they do have limitations. They assume ideal conditions and do not account for factors such as temperature, voltage variations, and component tolerances. Additionally, they may not accurately reflect the behavior of complex circuits with multiple inputs and outputs.