Why is W=0 not included in the excitation table for counters?

AI Thread Summary
In designing a 3-bit up/down counter using T flip-flops, the inclusion of AND gates in the final multiplexer is essential for controlling the counting direction. The excitation table typically omits W=0 because it does not represent a valid state transition for the counter's operation. Understanding the role of XOR gates in JK flip-flops is also crucial for managing state changes. For further clarity, researching online resources specifically about 3-bit up/down counters can provide additional insights. The discussion emphasizes the importance of grasping these concepts for effective counter design.
Sinister
Messages
32
Reaction score
0
Hi guys.

I'm wondering if someone could explain why when trying to make a 3 bit up/down counter using T flip flops, there are two and gates connected to the final multiplexer ?

Can someone explain how you approach this?

And same with the JK Flip flop but with an xor gate.

I'm really confused on how you come up with this.

Thanks.
 
Engineering news on Phys.org
When doing a Google search on "3 bit up/down counter using T flip flops" it appears to be a homework problem. May I suggest you Google search those many sites and find your answers there?
 
When we are doing the excitation table for counters...why is the W=0 for the next state not included?
 

Thread '2:1 Pulley Question'

I have Mass A being pulled vertically. I have Mass B on an incline that is pulling Mass A. There is a 2:1 pulley between them. The math I'm using is: FA = MA / 2 = ? t-force MB * SIN(of the incline degree) = ? If MB is greater then FA, it pulls FA up as MB moves down the incline. BUT... If I reverse the 2:1 pulley. Then the math changes to... FA = MA * 2 = ? t-force MB * SIN(of the incline degree) = ? If FA is greater then MB, it pulls MB up the incline as FA moves down. It's confusing...
View full post »

Thread 'Why do all my clocks run slow?'

Hi. I noticed that all electronic devices in my household that also tell time eventually lag behind, except the ones that get synchronized by radio signal or internet. Most of them are battery-powered, except my alarm clock (which runs slow as well). Why does none of them run too fast? Deliberate design (why)? Wrong temperature for quartz crystal? Decreasing battery voltage? Or just a coincidence?
View full post »

Similar threads

Why are Mod-10 & Mod-5 decade counters while Mod-6 & Mod-8 not?
Replies
10
Views
4K
Need help with a mod-6 counter using JK flip flops w/ control bit
Replies
1
Views
3K
Synchronous Counter Mod-12 Up/Down Exercise
Replies
1
Views
4K
Up/Down Counter Not Counting Down
Replies
4
Views
2K
Synchronous 3-bit up/down counter
Replies
2
Views
5K
Help with Counter Wiring Problem Statement
Replies
3
Views
2K
Multiplexer as a Position Sensor: How?
Replies
4
Views
2K
Designing counters using J-K, S-R, and T flip flops?
Replies
1
Views
6K
Engineering How to Set Up a State Table for a 2-bit Gray Code Counter?
Replies
1
Views
3K
Understanding D and JK Flip Flops
Replies
5
Views
5K

Hot Threads

Recent Insights

Back
Top